Abstract-The paper presents simulation study of thin ferroelectrics (Si doped HfO2, PZT) PGP FDSOI NCFETs at circuit level for high performance, low VDD low-power digital circuits. The baseline PGP FDSOI MOSFET has 20 nm metal gate length with supply voltage varying from 0.5 V to 0.9 V. The circuits studied were 3-stage CMOS ring oscillator, NAND-2 and NOR-2 gates at a frequency of 20 GHz. The paper shows that HfO2 FDSOI NCFET based NAND-2 gates can provide significant reduction in average power consumption, which was ∼66% that of baseline FDSOI MOSFET based NAND-2 gates for comparable performance. For the same performance, the average power consumption for PZT FDSOI NCFET based NAND-2 gate was ∼86% that of baseline FDSOI MOSFET based NAND-2 gate. The power-delay product of HfO2 FDSOI NCFET based gates was found to be ∼24% lower than baseline FDSOI MOSFET based gates and that of PZT FDSOI NCFET based gates was found to be ∼21% less than that of baseline FDSOI MOSFET based gates. The performance of HfO2 FDSOI NCFET based gates with increased fan-in and fan-out was also found to be superior to PZT FDSOI NCFET based gates and baseline FDSOI MOSFET based gates.
I. INTRODUCTION
A S the technology continues to scale down, the use of ferroelectrics in MOSFETs to provide negative capacitance (NC) effect holds significance in achieving sub-60 mV/decade subthreshold swing (SS) [1] . The benefits of using NCFETs for low-power operation have been highlighted in several studies for different ferroelectrics, viz., PZT [2] - [6] , BTO [2] and doped HfO 2 (Si, Zr, Y, Gd, La) [7] - [10] . The ferroelectrics of greatest interest are PZT and doped HfO 2 (Si, Zr). The use of doped HfO 2 as a ferroelectric in NCFETs is attractive not only because it is compatibile with existing fabrication techniques, but also for its high switching speed [11] . Henceforth, Si doped HfO 2 used as ferroelectric in this work is referred to as HfO 2 . Recent studies have also reported fabrication of NCFETs using standard gate-last process [12] , [13] . Although several studies have been reported on these ferroelectrics, to the best of our knowledge, a comprehensive study of HfO 2 FDSOI NCFETs and PZT FDSOI NCFETs at the gate level for 20 nm gate length has not been reported. In this paper, a detailed study of performance and average power consumption Manuscript originally submitted on March 7, 2018 and resubmitted on July 2, 2018.
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of FDSOI NCFETs with a thin layer of HfO 2 or PZT in the gate stack is reported for logic circuits. The baseline FDSOI MOSFET based gates are operated at low V DD to save power. But, this causes performance degradation. The solution to this problem is using FDSOI NCFETs at low V DD for logic gates which achieve high performance at low average power consumption. The FDSOI NCFETs have been used to build 3-stage CMOS ring oscillators and 2-input universal gates, namely, NAND and NOR. A comparison has been drawn with the performance of the same circuits made using baseline FDSOI MOSFETs. Further, Power-Delay Product (PDP) of FDSOI NCFET based gates has been evaluated and compared with that of FDSOI MOSFET based gates. The damping effect of the ferroelectrics is ignored in this work for prediction of best device performances [14] , [15] . This paper is organized as follows. In Section II the device details are given, Section III covers evaluation of FDSOI NCFET based logic gates, Section IV compares the performance of HfO 2 FDSOI NCFET based gates with PZT FDSOI NCFET based gates followed by conclusion in Section V.
II. DEVICE DETAILS
FDSOI MOSFETs with Partial Ground Planes (PGPs) were used as baseline devices as PGPs are known to improve Drain Induced Barrier Lowering (DIBL) behaviour as explained in subsequent subsection B. The structure of baseline FDSOI MOSFET is shown in Fig. 1(a) . The devices had a metal gate length of 20 nm and a HKMG gate stack with an EOT of 0.9 nm. The silicon layer that forms the channel was 5 nm thick and was intrinsically doped (∼10 15 cm −3 ). The BOX was 10 nm thick. The source and drain regions were degenerately doped with a doping concentration of ∼10 20 cm −3 . The PGPs were heavily doped (∼10 20 cm −3 ) regions located 6 nm from the source/channel and drain/channel junctions and had the same dimensions as in [16] . FDSOI NCFETs studied in this paper had a Metal-Ferroelectric-MetalInsulator-Semiconductor (MFMIS) structure, as shown in Fig.  1(b) . The internal metal layer in the MFMIS structure helps in providing a uniform electric field to the underlying baseline device, ignoring charge trapping or detrapping [17] , [18] .
A. Baseline device
To realize the baseline device, a structure as proposed in [19] was first simulated at 20 nm gate length in Silvaco ATLAS TCAD [20] . The mobility models used were Lombardi mobility model and high field mobility model. Fermi-Dirac statistics, Auger and Shockley-Read-Hall recombination models were also invoked. Since the silicon thickness was 6 nm, quantum confinement effect was also considered. The BOX thickness was 25 nm as proposed in [19] . After calibration with [19] , the thicknesses of the silicon layer and BOX were reduced to 5 nm and 10 nm respectively and PGPs were introduced as per [16] . A constant reverse bias of |1 V| was applied to achieve better front gate control [21] . The threshold voltage was determined based on the constant current method, at a drain current of 100 µA/µm. The threshold voltage of baseline FDSOI n-MOSFET was 0.5 V and that of baseline FDSOI p-MOSFET was -0.5 V. The output characteristics of the baseline FDSOI n-MOSFET and FDSOI p-MOSFET are shown in Fig. 2 . 
B. Role of PGPs
PGPs have been reported to cause a reduction in DIBL as they help in keeping the gate-induced field high in the silicon layer of an SOI MOSFET [16] , [22] , [23] . Fig. 3(a) shows ∼12.35% reduction in DIBL (from 178 mV/V to 156 mV/V) achieved after incorporation of PGPs in baseline FDSOI nMOSFETs. Fig. 3(b) shows ∼13.5% reduction in DIBL from 333 mV/V to 288 mV/V, due to PGPs in baseline FDSOI pMOSFETs. The effect of PGPs in FDSOI n-NCFETs was also analysed and it was found that the reduction in DIBL in FDSOI n-NCFETs was ∼33% (from 35.3 mV/V to 23.5 mV/V). The PGPs can be self-aligned with the gate as described in [22] , [24] , [25] .
C. Realization of PGP FDSOI NCFET
The 2-D electrostatics obtained from TCAD were solved self consistently with Landau-Khalatnikov equation in MAT-LAB to simulate a PGP FDSOI NCFET [5] . The Landau coefficients of HfO 2 (α = -3.9e10 cm/F, β = 1.0e20 cm 5 /F/C 2 , γ = -2.65e28 cm 9 /F/C 4 ) were obtained from [7] and those of PZT (α = -13.5e9 cm/F, β = 3.05e18 cm 5 /F/C 2 , γ = -2.11e25 cm 9 /F/C 4 ) were obtained from [5] . FDSOI NCFETs used in our study with HfO 2 had a ferroelectric thickness (T F E ) of 10 nm. Even though a T F E of 20 nm for HfO 2 did not show hysteresis in DC simulations, as shown in Fig. 4 , hysteresis was observed at the circuit level for this T F E . This is consistent with the behaviour reported in [26] . Similarly, as shown in Fig. 5 , FDSOI NCFETs with a T F E of 30 nm for PZT did not show hysteresis in DC simulations. But hysteretic behaviour was observed for this value of T F E of PZT at the circuit level. Using constant current method, at a drain current of 100 µA/µm, the threshold voltage of HfO 2 FDSOI NCFETs (T F E =10 nm) was 0.34 V (n-type) and -0.3 V (p-type). Similarly, the threshold voltage of PZT FDSOI NCFETs (T F E = 20 nm) was 0.43 V (n-type) and -0.42 V (p-type). The output characteristics of HfO 2 FDSOI NCFETs (T F E = 10 nm) are shown in Fig. 6 and the output characteristics of PZT FDSOI NCFETs (T F E = 20 nm) are shown in Fig. 7 . The negative DIBL behaviour at high V GS,T OP in FDSOI p-NCFET is smaller than in FDSOI n-NCFET and is consistent with the observation and explanation provided in [15] . The increased thickness of PZT in comparison to HfO 2 is consistent with our reported study based on α, β, γ coefficients which showed that HfO 2 ferroelectric is expected to give greater non-hysteretic gain in comparison to PZT for given T F E [27] .
III. EVALUATION OF LOGIC GATES USING NCFETS
Two of the most popular ferroelectrics, HfO 2 and PZT have been used to study FDSOI NCFETs for digital circuits. The circuits studied were 3-stage CMOS ring oscillator, NAND-2 with fan-out of 1 and NOR-2 with fan-out of 1 [28] . The circuits were simulated in Synopsys HSPICE using a lookup table approach [29] . The circuits with FDSOI NCFETs were studied at a supply voltage (V DD ) of 0.5 V which is also the threshold voltage of baseline FDSOI MOSFETs. Further, the comparison of FDSOI NCFETs with baseline FDSOI MOSFETs was also drawn at V DD ranging from 0.5 V to 0.9 V. The propagation delay, τ p was based on the chargecurrent relationship [30] . In this study, the p-type devices were not scaled and in case of both baseline FDSOI MOSFETs and FDSOI NCFETs, the n-type and p-type devices had the same dimensions. The load capacitance (C load ) at the output of each inverter in the ring oscillator was taken as the sum of output capacitance of the previous stage and the input capacitance of the next stage. To obtain gate delay, a model assumption was made that the intrinsic capacitance, C int , of the logic gate scales with the gate capacitance of the device (C G ), i.e., C int C G . The external capacitance (C ext ) in case of the baseline device was taken as the input capacitance of the inverter that loads the gate, which is, C ext = C GS,n + C GS,p + C GD,n (1-A V ) + C GD,p (1-A V ), as shown in Figs. 8 and 9 . A similar expression was dervied for the case of FDSOI NCFETs taking the ferroelectric capacitance, C F E into account. The capacitances C GS,n , C GS,p , C GD,n and C GD,p for the baseline device were obtained from TCAD and C F E was calculated as C F E ≈ 1/(2αT F E ) as outlined in [31] . Here, A V is the gain of the inverter (=-1). For case of both baseline FDSOI MOSFETs and FDSOI NCFETs based gates, C ext is approximately equal to C G . For logic gate, C load = C G + C ext . The input capacitance of the gate (C in ) was 2C G . Therefore, for a fan-out of 1, C load /C in 1, is verified. The capacitance C 1 = C DB + C SB The results obtained for frequency of oscillation (f osc ) of ring oscillators are shown in Table I . For baseline FDSOI MOSFET based ring oscillator, f osc at V DD of 0.5 V was 21 GHz while HfO 2 FDSOI NCFET based ring oscillator had f osc of 67 GHz at the same V DD , as shown in Fig. 10 . PZT FDSOI NCFET based ring oscillator had f osc of 53 GHz which was greater than in case of the baseline device based ring oscillator but less than that of HfO 2 FDSOI NCFET based ring oscillator. For analyzing the performance and average power consumption of the logic gates, the input signal frequency was varied from 5 KHz to 20 GHz, which is consistent with results in Table I .
The results obtained for performance and average power consumption for NAND-2 gates with fan-out of 1 are shown in Tabel II at different V DD . It can be clearly seen that for comparable performance at 20 GHz of baseline FDSOI MOSFET based NAND-2 gate (V DD = 0.7 V), PZT FDSOI NCFET based NAND-2 gate (V DD = 0.6 V) and HfO 2 FDSOI NCFET based NAND-2 gate (V DD = 0.5 V), the average power consumption is least in HfO 2 FDSOI NCFET based NAND-2 gate. For HfO 2 FDSOI NCFET based NAND-2 gate, the average power consumption was ∼66% and for PZT FDSOI NCFET based NAND-2 gate it was ∼86% that of baseline FDSOI MOSFET based NAND-2 gate. This holds true for other V DD values also as shown in Table II . This finding is consistent with the analysis reported in [32] . Figure   11 shows the variation of propagation delay and average power consumption of NAND-2 gate for all cases at different V DD . 
A. Power-Delay Product
Power-Delay Product (PDP) is an important metric for digital circuits and gives an estimate of the amount of energy consumed in an operation. The reduction in PDP of FDSOI NCFETs based NAND-2 gates over those with FDSOI MOS-FET based NAND-2 gates is shown in Figs. 13 and 14 for HfO 2 and PZT ferroelectrics, respectively, at signal frequency of 20 GHz. For a comparable propagation delay of ∼2 ps, HfO 2 FDSOI NCFET based NAND-2 gates had a PDP of ∼29 µW.ps (V DD = 0.5 V), PZT FDSOI NCFET based NAND-2 gates had a PDP of ∼30.3 µW.ps (V DD = 0.6 V) while baseline FDSOI MOSFET based NAND-2 gates had a PDP of ∼38 µW.ps (V DD = 0.7 V).
The PDP results for HfO 2 FDSOI NCFET based NOR-2 gate are shown in Fig. 15 and for PZT FDSOI NCFET based NOR-2 gate the results are shown in Fig. 16 . The PDP in case of baseline FDSOI MOSFET based NOR-2 gates for a propagation delay of ∼2 ps at 20 GHz, was nearly ∼43 µW.ps at V DD of 0.8 V. For the same delay, the PDP of PZT FDSOI NCFET based NOR-2 gate was ∼36 µW.ps at a V DD of 0.7 V and PDP for HfO 2 FDSOI NCFET based NOR-2 gate was ∼34.3 µW.ps at a V DD of 0.6 V. The PDP results clearly highlight the significance of the thin (∼10 nm) layer of HfO 2 ferroelectric in FDSOI NCFETs for digital circuit design. The analysis shows that thin layers of ferroelectrics in FDSOI NCFETs help in the improvement of device performance for digital circuit applications.
B. Effect of fan-in and fan-out
The effect of increased fan-in and fan-out of logic gates on performance and average power consumption was also studied. Due to increased current driving capability of FDSOI NCFET devices, the performance of FDSOI NCFET based gates was found to be better with increased fan-in and fan-out. The fanin was increased from 2 to 4 and 8 with a fan-out of 1. When fan-in was increased to 4 for NAND gates, at a V DD of 0.5 V, HfO 2 and PZT FDSOI NCFET based NAND gates could be operated till 20 GHz. But, the FDSOI MOSFET based NAND-4 gate could not be operated beyond 5 GHz at the same operating voltage. Fig. 17 shows the comparison of performance and average power consumption for NAND-4 gates at different V DD values. Further, HfO 2 FDSOI NCFET based NAND gates continued to have superior performance when fan-in was increased to 8. While at a V DD of 0.5 V, the baseline FDSOI MOSFET based NAND-8 gates could not be operated beyond 1 GHz, the HfO 2 and PZT FDSOI NCFET based NAND-8 gates could operate till 10 GHz. Similar results were obtained when fan-in of NOR gates was increased to 4 and 8. The results for NOR-4 gates are shown in Fig. 18 . The fan-out of NAND-2 and NOR-2 gates was increased to 2 and performance and average power consumption of the 
C. Effect of change in T F E
The influence of change in T F E on improvement in delay and reduction in average power can be instructive from device design and device fabrication point of view. Table IV shows the performance of NAND-2 gates with fan-out of 1 for different T F E of HfO 2 . As T F E is increased, the delay improves for a given V DD but the average power consumption also increases. For the same delay of ∼1.4 ps, the average power consumption in the baseline FDSOI MOSFET based gate is ∼29 µW. It is reduced by ∼11% at T F E of 5 nm and by ∼32% at T F E of 15 nm. Similar results were obtained for NOR-2 gates also.
IV. COMPARISON OF HFO 2 NCFETS AND PZT NCFETS
As discussed in the preceding sections, HfO 2 FDSOI NCFET based circuits show better performance than PZT FDSOI NCFET based circuits. This is despite the fact that for FDSOI NCFETs used in our study, T F E of PZT (∼20 nm) was greater than T F E of HfO 2 (∼10 nm). For NAND-2 gates with fan-out of 1, HfO 2 FDSOI NCFET based NAND-2 gates are 18% faster than PZT FDSOI NCFET based NAND-2 gates at the same V DD of 0.5 V. Similar results were obtained for NOR-2 gates also.
V. CONCLUSION
The paper shows the significance of thin (∼10 nm) HfO 2 and (∼20 nm) PZT as ferroelectrics in the gate stack of FDSOI NCFETs for high performance, low V DD low-power digital circuits at 20 nm gate length. The study of HfO 2 FDSOI NCFET based gates and PZT FDSOI NCFET based gates shows that HfO 2 as a ferroelectric is more promising for high performance, low V DD low-power digital circuits. Further, significant improvement is achieved in the powerdelay product by using HfO 2 FDSOI NCFETs for logic gates. The performance of HfO 2 FDSOI NCFET based gates for increased fan-in and fan-out was also found to be superior to PZT FDSOI NCFET based gates and baseline FDSOI MOSFET based gates. However, the study did not consider the damping effect of ferroelectrics.
